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GATED CDS INTEGRATOR
STATEMENT OF FEDERAL RIGHTS
The invention described herein was made by employees
of the United States Government and may be manufactured
and used by or for the Government for Government pur-
poses without the payment of any royalties thereon or
therefore.
10
FIELD
The present invention generally relates to a Gated CDS
Integrator (GCI), and more particularly, a GCI to amplify
low-level signals. 15
BACKGROUND
A common pre-processing step in the digitization of
microvolt level signals is amplification with filtering. The 20
signal amplitudes must be increased well in excess of a
digitizer's least significant bit (LSB) size so that the quan-
tization noise is negligible when compared to the amplified
signal. The required amplification can thus exceed a thou-
sand when working with microvolt level signals. Offsets and 25
I/f noise in the front-end amplifier are also subject to the
same gain, and if they are comparable to the input signal,
they can swamp the signal so it is not resolvable or, in the
worst case, saturate the amplifier. The presence of thermal
noise in the amplifier chain also contributes to the loss of 30
signal fidelity.
Chopper stabilization is a classic technique that is used to
lower the offset and I/f noise in a high gain amplifier. While
the chopping circuitry itself is relatively straightforward, i.e.
it is comprised of clocked switches before and after the 35
amplifier chain, continuous time low pass filtering and clock
delay equalization (to account for the delay through the
amplifier chain) must be applied to retrieve the translated
signal. Certain implementations also incorporate bandpass
filtering into the amplifier chain to reduce the amplifier offset 40
and I/f noise even further. These circuits are also susceptible
to transient noise associated with the switching action of the
modulator.
The front-end amplifier offset and I/f noise may also be
reduced by auto-zero techniques. In contrast to the chopper 45
approach, which uses frequency translation, auto-zeroing is
a sampling technique where the offset and I/f noise is stored
either on a capacitor or in a digital-analog converter's
register and then subtracted from the signal. Auto-zero
techniques utilize either a negative feedback loop or a 50
sample-hold to acquire the offset and I/f noise for eventual
correction. The auto-zero approach requires that the offset be
periodically sensed and stored through shorting of the ampli-
fier's inputs to a common mode voltage. Thereafter, when
the amplifier is operating to amplify the signal, the auto-zero 55
correction is applied. Auto-zero methods have the disadvan-
tage of white noise folding into the signal passband due to
the sampling aspect of the technique.
Thus, an alternative approach may be beneficial.
60
SUMMARY
Certain embodiments of the present invention may pro-
vide solutions to the problems and needs in the art that have
not yet been fully identified, appreciated, or solved by 65
conventional image processing algorithms. For example,
some embodiments of the present invention pertain to a GCI
2
to amplify low-level signals without introducing offset and
noise while having accurate and variable gain.
In certain embodiments, a sensor, such as a thermopile
array, provides multiple outputs and the outputs must be read
out simultaneously as a `frame'. In those embodiments,
there may be multiple amplifier channels with high gain, low
offset and noise. In such embodiments, it is desirable to
process a plurality of inputs in parallel with the same gain
and frequency response while minimizing the number of
digitizers for power, area and cost reasons.
In certain embodiments, a sensor, such as a thermopile
array, provides multiple outputs and the outputs must be read
out simultaneously as a ` frame'. In these embodiments, it is
desirable to have multiple channels operating simultane-
ously to amplify the plurality of inputs with high gain, low
offset and noise. Also, in these embodiments, the outputs are
multiplexed to a single analog to digital converter (ADC) for
digitization.
In an embodiment, an apparatus includes a modulator
preceding a linear amplifier such that offset or noise present
in a signal path between the modulator and a demodulator
input is translated to a higher out of band frequency.
In another embodiment, an apparatus includes a Gated
CDS Integrator that processes a signal with correlated
double sampling and discrete time lossy integration to
reduce offset, I/f, Johnson, and shot noise. The Gated CDS
Integrator may also digitally control discrete time amplifi-
cation, and demodulate and filter the chopped signal.
In yet another embodiment, a Gated CDS Integrator may
include a modulator preceding a linear amplifier such that
any offset or I/f noise present in a signal path between the
modulator and a correlated double sampling integrator is
rejected.
BRIEF DESCRIPTION OF THE DRAWINGS
In order that the advantages of certain embodiments of the
invention will be readily understood, a more particular
description of the invention briefly described above will be
rendered by reference to specific embodiments that are
illustrated in the appended drawings. While it should be
understood that these drawings depict only typical embodi-
ments of the invention and are not therefore to be considered
to be limiting of its scope, the invention will be described
and explained with additional specificity and detail through
the use of the accompanying drawings, in which:
FIG. 1 is a block diagram illustrating a GCI, according to
an embodiment of the present invention.
FIG. 2 is a graph illustrating a GCI gain versus N,
according to an embodiment of the present invention.
FIG. 3 is a graph illustrating an integrator frequency
response, according to an embodiment of the present inven-
tion.
FIG. 4 is a block diagram illustrating a plurality of GCIs
to simultaneously process multiple input signals, according
to an embodiment of the present invention.
DETAILED DESCRIPTION OF THE
EMBODIMENTS
Some embodiments of the present invention pertain to a
GCI that may amplify low-level signals without introducing
excessive offset and noise. The GCI may also amplify the
low level signals with accurate and variable gain. In some
embodiments, after a counter and integrator have been reset,
a first switch is closed and the integrator demodulates the
signal present at the output of the amplifier between a
US 9,985,594 B2
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modulator and a first capacitor. With each cycle of F,, P, a
second capacitor in a feedback loop of the integrator accu-
mulates charge from the first capacitor. When the counter
reaches a value N, a first switch and a third switch are
opened, and a second switch is closed. This allows the
integrator to hold the accumulated charge, which can be
digitized by an ADC.
In certain embodiments, the GCI 100 is one of a plurality
of GCI 100s which outputs can be sequentially or synchro-
nously digitized. In other embodiments, the GCI 100 is one
of a plurality of GCI 100s which outputs when held can be
sequentially or synchronously digitized. In yet other
embodiments, the GCI 100 is one of a plurality of GCI 100s
which outputs when held can be multiplexed and sequen-
tially digitized.
The total ideal gain of the GCI 100 may be as high as
AxN, where A is the amplifier's gain, and N is the number
of cycles that the integrator integrates. In some embodi-
ments, the gain N of the circuit may be intentionally limited
by a lossy response in the integrator. In other embodiments,
N may be a variable so the total gain is a variable. In other
embodiments, the gain N may be limited by the non-ideal
response of the integrator due to finite open-loop gain. In yet
other embodiments, the gain N may be limited by the lossy
integrator response due to the partial overlap of the clock
signals to the GCI switches S2/S3.
The offset and 1/f noise of the amplifier may be reduced
by the demodulation action of the integrator. The integrator
itself may include an auto-zero implementation such that the
effects of its own offset are automatically reduced by the
sample and/or integrate action. The F,hP signal ideally is a
square wave signal with a fifty percent duty cycle. The
higher F,,,P, the lower the corrected offset and 1/f noise.
The reduction of the offset of the amplifier is very efficient
and the technique lends itself to be radiation hardened. Since
the total dose can change the offset due to varying threshold
voltages of complementary metal-oxide semiconductor
(CMOS) transistors, the circuit shown in FIG. 1 may adapt
and compensate for any variations. The integrator in some
embodiments may also be configured to adapt to its own
varying offsets. The net outcome is variable and accurate
gain which is very robust to power supply variation, radia-
tion effects, and aging.
It should be appreciated that digitizing microvolt level
direct current (DC) signals requires that the effects of offset,
offset drift and 1/f noise be minimized with circuit topolo-
gies that cancel, filter or translate the errors to out of band
frequencies. These topologies also need to be resistant to
radiation effects where the application is for spaceflight.
Radiation effects tend to degrade the noise and offset per-
formance in high total ionizing dose environments, where
the cumulative dose can far exceed 1 Mrad (Si).
FIG. 1 is a block diagram illustrating a GCI 100, accord-
ing to an embodiment of the present invention. FIG. 1 is a
single-ended implementation of the GCI 100, but it will be
obvious to those skilled in the art that GCI 100 could be
implemented as a fully balanced differential topology where
modulator 105, amplifier 110, and CDS-integrator 140 are
all fully balanced differential circuits. A fully balanced
differential implementation offers rejection of common-
mode and even order distortion artifacts (e.g. such as gen-
erated by non-linear CMOS switch charge injection).
In some embodiments, GCI 100 of FIG. 1 can perform
signal processing in a radiation hardened application specific
integrated circuit (ASIC). It should be appreciated that GCI
100 may receive inputs from a variety of sources, such as a
thermopile, a bolometer, an accelerometer or a pressure
4
sensor, to name several examples, and a person of ordinary
skill in the art would appreciate this. GCI 100 combines
chopping with correlated double sampling (CDS) and dis-
crete time lossy integration to reduce offset, 1/f, Johnson and
5 shot noise. While chopping is a technique used to reduce 1/f
noise and offsets, GCI 100 implements digitally controlled
discrete time amplification and simultaneously demodulates
and filters a chopped amplified signal. GCI 100 also com-
bines demodulation with CDS, discrete time integration and
io auto-zeroing. The combination of CDS and integration cir-
cuit functions is referred to as a CDS-integrator 140 because
these two functions are merged into one composite function
in certain embodiments. When the CDS-integrator 140 is
combined with the logic circuitry enabling the count-com-
15 pare-hold functions, the ensemble circuit 100 is called a
Gated CDS Integrator or GCI.
In some embodiments, both continuous and discrete time
(DT) amplification are used to realize very high and precise
gain. High continuous time (CT) gain can minimize residual
20 input referred integrator and post-amplifier offsets. The CT
amplification may be performed by, for example, a linear
amplifier, and DT amplification may be performed by, for
example, a discrete time integrator. The output of the GCI
may be digitized in some embodiments by an ADC.
25 GCI 100 in some embodiments may amplify a DC input
signal with minimal offset and noise, and hold the result for
digitization by an ADC. The analog processing sequence
from analog input to analog output is modulate, amplify,
demodulate, integrate and hold. While GCI 100 reduces
30 offsets and 1/f noise to negligible levels, the signal path
voltage levels can still reach saturation levels if the gain is
high enough. This is due to the linear amplifier having a
non-zero offset and 1 /f noise, which it will amplify. GCI may
eliminate this problem by using an auto-zero circuit between
35 the linear amplifier and the CDS-integrator circuits.
GCI 100 may include a modulator 105 that chops an input
signal into a square wave, with period T,hP alternating
between input voltage V, and V,, f In some embodiments,
the V,. fvoltage may be equal to OV. In other embodiments,
40 the V,, fvoltage may be equal to any voltage within the input
common-mode range of the amplifier. The chopping action
translates the input signal up to harmonics of the chop clock
frequency. In addition to modulator 105, GCI 100 includes
a linear amplifier 110, capacitors C1, C2, C3, a transcon-
45 ductance amplifier (TA) 115, switches S1, S2, S3, and logic
circuits.
In this embodiment, modulator 105 precedes linear ampli-
fier 110. This way, any offset or 1/f noise present in the
signal path between modulator 105 and CDS-integrator 140
50 is rejected due to the inherent CDS high pass filter function
when demodulated while the amplified input signal is re-
translated back to the baseband. It will be noted by those
skilled in the art that any DC and/or low frequency compo-
nents of amplifier 110's output will be completely or par-
55 tially rejected by capacitor C1 and only higher frequency
components of the output signal will be coupled to the
virtual ground node of the CDS-integrator. GCI 100 in some
embodiments uses bottom plate sampling. In such an
embodiment, the bottom plates of the sample and integrating
60 capacitors are connected to their respective driving ampli-
fier's outputs. Any parasitic non-linear capacitances on the
bottom plates of C1, C2 and C3 appear as loads on the output
of amplifier 110 and the output of TA 115 and do not degrade
linearity.
65 The operation of GCI 100 is controlled by logic circuits
that implement a count and compare operation along with
non-overlapping clock signals for modulator 105 and CDS-
US 9,985,594 B2
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integrator 140. A comparator 130 compares the outputs of a
counter 120 and a register 125. Register 125 is loaded with
an integer value N on the active edge of the logic signal
Load. Counter 120, after being reset, counts the number of
chopper clock cycles. When counter 120 and register 125
outputs are the same, comparator 130 outputs a logic 1 and
switches S1 and S3 are opened, and switch S2 is closed. This
places CDS-integrator 140 in hold mode. This allows the
held voltage on the bottom plates of capacitors C2 and C3
to be read by a digitizer. When digitization is complete,
counter 120 and CDS-integrator 140 are reset by a Reset
logic signal. A logic 0 for Reset forces switches S2 and S3
to be closed simultaneously such that the held voltage on the
capacitors C2 and C3 in the integrator feedback loop are
fully discharged.
When GCI 100 is operating in CDS-integration mode,
switch S1 is closed and the chop signal is toggling switches
S2 and S3 with non-overlapping clock signals. This way,
when switch S2 is closed, S3 is open and vice versa. When
the chop signal is a logic 1, switch S3 is closed and switch
S2 is open. The TA 115 output is then equal to zero volts plus
its own offset voltage equal to V,o. The difference between
the bottom and top plate voltages of capacitor C1 is stored
on capacitor C1, which is the sampling capacitor to the left
of switch S1 in FIG. 1. In the following equations, A is the
linear amplifier's CT gain, V is the linear amplifier's offset
plus 1/f noise, V,o is the integrator amplifier offset and m is
a discrete time integer. In some embodiments, m ranges
from 0 to N, and when m=N, the integration activity ends
and GCI 100 enters hold mode. Thus, in the intervals m and
m+0.5 (one half cycle later)
Vcim A(Vinm+Vnm)-Vo Equation (1)
Vci,n+o.s A(r"-+o.s+Vnm+os)-Vo Equation (2)
If the clock interval is small enough with respect to the
amplifier path time constant, then
Vnm+0.5-Vn- Equation (3)
which is the fundamental assumption of correlated double
sampling. In addition, in this embodiment, the chopping
action sets Vin.+o 5 to OV, and the charge on capacitor C1
during intervals m and m+0.5 is:
6
In some embodiments, capacitor C1 is charged between
the outputs of two amplifiers during the sampling phase
(chop signal=l). In other embodiments, a common mode
(CM) voltage may be on the top plate of capacitor C1 for
5 charging. This may necessitate a dedicated CM buffer.
The total gain from input to output is given as:
A,-AxAi Equation (7)
Ar is the gain of CDS-integrator 140 and incorporates the
10 affects of non-ideal open-loop gain, lossiness due to capaci-
tor C3, lossiness due to any overlap of controlling clocks and
parasitic elements. CDS-integrator 140 may be intentionally
lossy in certain embodiments to limit this gain, which is
generally limited to a maximum ideal value of N.
15 Derivation of GCI Gain
The CDS-integrator response can be described by a
difference equation in certain embodiments, given as:
y,=ax„+y„-i-by„-i Equation (8)
20 where x is the value of the input voltage at discrete interval
n and y is the value of the output voltage at n. The variables
a and b are defined as:
25 a = 
Cl C3 Equation (9)
T2+ C3 
and b = 
C2+C3
where C1, C2 and C3 represent the values of the capacitors
in GCI 100.
30 The above equation for y is recursive, and to obtain a
closed form, the right hand side must be summed for all N:
yn E =O'ax (1-b)" Equation (10)
Defining x =u,,, a step function (i.e. for n<O, u,-O; for
35 n>-0, un=uo), then
y,=auoE,_oN'(1-b)" Equation (11)
Using the formula for the sum of a geometric series:
40
N 1 _ rN+1 Equation (12)
Y, 3 _
_0 1- r
1 - (1 - b)N+t auo [1 - (1 - b)N+t ] Equation (13)
Qcim=C, [A(Vinm+Vnm)-Vj  Equation (4) 45 y" = 
auo 
~ 1 - (1 - b) b
Qci,n+o-Ci[A(0+Vnm)-Vjj Equation (5)
The difference in charge between the intervals is given as:
AQ,-QC1-0.s Qcim--C1[A(Vinm)] Equation (6)
This charge difference is distributed onto capacitors C2
and C3 during the m+0.5 interval (chop signal-0). This
process is repeated while comparator 130 output is zero.
Because of the inverting topology of CDS-integrator 140,
the voltage on the bottom plates of capacitors C2 and C3
takes an opposite sign to the charge difference transferred
from capacitor C1. The voltage on capacitor C2 accumulates
until the count N is reached and then it is held.
Capacitor C3 is a ` lossy' element in certain embodiments.
During sampling, when capacitor C1 is being charged,
capacitor C3 is being discharged. The amount of charge lost
from capacitor C3 in interval m is proportional to its value
and the value of the integrated voltage at time m-1. The
presence of capacitor C3 limits the gain of the integrator and
creates a low pass filter to reduce thermal (Johnson) noise.
Without capacitor C3, the integrator gain would be too large
for any reasonable filtering action to occur.
Since p--e-'- with a -ln(p):
50
yn 
= a"o e(N+p tart-b) Equation (14)
b
The equation for y describes a single pole low pass filter
55 with an asymptotic value of
auo
60
The 10 percent to 90 percent rise time tr in seconds is:
tr 
2.198 T hp Equation (15)
=
65 ln(1 - b)
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Bandwidth BW may be computed from the 10 percent to
90 percent rise time. The integrator —3 dB bandwidth is:
ln(1 — b) Equation (16)
BW = 27r T h,
The difference equation when transformed into the Z-do-
main yields:
ax, 1 C1 1 Equation (17)
= x~— 
=(1_b)~1 1 
C2~
b
C1 1 Equation (18)
Hz=— l
C211+Cj_Z 1
C2
The gain y plotted versus N is shown in FIG. 2, and Hz
versus frequency using the MATLABTM freqz function is
shown in FIG. 3 for arbitrary values of C1—C2 (10 pF), C3
(0.5 pF) and T ,hop (4 us). The bandwidth for T ~h'P 4 us and
the above capacitor values is about 2 kHz. Longer T,,,p
intervals will lower the bandwidth. The thermal noise in 2
kHz can still overwhelm a tiny input signal (e.g. from a
thermopile sensor which can have a relatively high output
resistance). Thus, the integrator output can be averaged to
accomplish further noise reduction. This can be accom-
plished digitally with an ADC.
In another embodiment, counter 120 can be disabled from
counting and if register 125 is loaded with a value less than
or greater than counter 120's output, comparator 130 will
never output a logic one indicating equality of its inputs (A,
B). In this new embodiment, the GCI never enters hold mode
and is never reset so that it operates continuously as a
discrete time low pass filter. The output of the GCI 100 is
then a periodic waveform switching between ideally OV and
the value y with a period equal to F,hoP. This embodiment
could be a simpler implementation (i.e. without a counter,
register and comparator) for a single channel input as long
as the ADC digitizing the GCI output performed an aver-
aging function which would produce an average value over
enough samples.
In another embodiment, a plurality of GCII, GCI2
 ...
GCI, as illustrated in FIG. 4, can be arranged to simulta-
neously process multiple signal inputs with high gain, low
offset and noise. GCII, GCI2 ... GCIJ may be operated in
a count-compare-hold mode and when a value N is reached,
all GCII, GCI2 ... GCIJ can enter hold mode simultane-
ously. A digitizer may then digitize the output for each GCII,
GCI2 ... GCIJ in turn by connecting the appropriate pair of
switches S1, S2 ... Sj to the digitizer after all other switch
pairs are opened. This allows one digitizer to convert the
outputs of multiple GCII, GCI2 ... GCI, which all entered
hold mode at the same instant so that a frame of data can be
acquired which is useful in image processing. The use of a
single digitizer saves power, die area, and cost in addition to
eliminating mismatches that would be present if multiple
digitizers were used.
It will be readily understood that the components of
various embodiments of the present invention, as generally
described and illustrated in the figures herein, may be
arranged and designed in a wide variety of different con-
figurations. Thus, the detailed description of the embodi-
ments of the present invention, as represented in the attached
8
figures, is not intended to limit the scope of the invention as
claimed, but is merely representative of selected embodi-
ments of the invention.
The features, structures, or characteristics of the invention
5 described throughout this specification may be combined in
any suitable manner in one or more embodiments. For
example, reference throughout this specification to "certain
embodiments," "some embodiments," or similar language
means that a particular feature, structure, or characteristic
io described in connection with the embodiment is included in
at least one embodiment of the present invention. Thus,
appearances of the phrases "in certain embodiments," "in
some embodiment," "in other embodiments," or similar
language throughout this specification do not necessarily all
15 refer to the same group of embodiments and the described
features, structures, or characteristics may be combined in
any suitable manner in one or more embodiments.
It should be noted that reference throughout this specifi-
cation to features, advantages, or similar language does not
20 imply that all of the features and advantages that may be
realized with the present invention should be or are in any
single embodiment of the invention. Rather, language refer-
ring to the features and advantages is understood to mean
that a specific feature, advantage, or characteristic described
25 in connection with an embodiment is included in at least one
embodiment of the present invention. Thus, discussion of
the features and advantages, and similar language, through-
out this specification may, but do not necessarily, refer to the
same embodiment.
30 Furthermore, the described features, advantages, and
characteristics of the invention may be combined in any
suitable manner in one or more embodiments. One skilled in
the relevant art will recognize that the invention can be
practiced without one or more of the specific features or
35 advantages of a particular embodiment. In other instances,
additional features and advantages may be recognized in
certain embodiments that may not be present in all embodi-
ments of the invention.
One having ordinary skill in the art will readily under-
40 stand that the invention as discussed above may be practiced
with steps in a different order, and/or with hardware ele-
ments in configurations that are different from those which
are disclosed. Therefore, although the invention has been
described based upon these preferred embodiments, it would
45 be apparent to those of skill in the art that certain modifi-
cations, variations, and alternative constructions would be
apparent, while remaining within the spirit and scope of the
invention. In order to determine the metes and bounds of the
invention, therefore, reference should be made to the
5o appended claims.
The invention claimed is:
1. An apparatus, comprising:
a modulator preceding a linear amplifier such that offset
or noise present in a signal path between the modulator
55 and a demodulator input is translated to a higher out of
band frequency; wherein the demodulator comprises a
CDS-integrator configured to demodulate a signal pres-
ent at an output of the linear amplifier, after a counter
and the CDS-integrator are reset and a first switch is
60 closed.
2. The apparatus of claim 1, wherein the linear amplifier
is between the modulator and a first capacitor, wherein
the first capacitor precedes the first switch.
3. The apparatus of claim 1, further comprising:
65 a second switch in series with a second capacitor and a
third switch in parallel with a third capacitor, both
switch-capacitor networks in parallel in a feedback
US 9,985,594 B2
9
loop of a transconductance amplifier, wherein the sec-
ond switch and the third switch are turned on to reset
the CDS-integrator when the counter is reset.
4. The apparatus of claim 3, wherein the first switch and
the third switch are opened and the second switch is closed,
when the counter reaches a predefined value.
5. The apparatus of claim 4, wherein the CDS-integrator
is configured to accumulate charge on a second capacitor, to
partially deplete the charge on the second capacitor with the
third capacitor and hold an accumulated charge on the
second capacitor and the third capacitor when the counter
reaches the predefined value.
6. The apparatus of claim 4, wherein the predefined value
is a number of cycles for which the CDS-integrator inte-
grates and the second switch and third switch are controlled
with non-overlapping clock signals to accumulate charge on
the second capacitor and to partially deplete the charge on
the second capacitor with the third capacitor.
7. An apparatus, comprising:
a Gated CDS Integrator configured to filter a chopped
signal with correlated double sampling and discrete
time lossy integration to reduce offset, I/f, Johnson, and
shot noise, wherein
the Gated CDS Integrator is further configured to digitally
control discrete time amplification, and demodulate and
filter the chopped signal; wherein the Gated CDS
Integrator further comprises
a comparator configured to compare an output of a
counter and a register, and when an output of the
counter and an output of the register are same, output
a logic signal to open a first switch and a third switch
and close a second switch, allowing a voltage to be held
for digitizing.
8. The apparatus of claim 7, wherein the Gated CDS
Integrator comprises
a modulator configured to further chop the chopped signal
into a square wave with a period, translating an input
signal up to harmonics of a chop clock frequency,
wherein
10
the period alternates between an input voltage and a
reference voltage.
9. The apparatus of claim 8, wherein the modulator
precedes a linear amplifier to reject any offset and/or I/f
5 noise present in a signal path between the modulator and a
correlated double sampling integrator.
10. The apparatus of claim 7, wherein the register is
loaded with an integer value on a rising edge of a logic signal
load.
10 11. The apparatus of claim 7, wherein the counter is
configured to count a number of chopper clock cycles after
being reset.
12. The apparatus of claim 7, wherein, when digitizing is
complete, the comparator is further configured to output a
15 logic signal to force the second switch and third switch to
close, allowing the held voltage to be discharged.
13. The apparatus of claim 7, wherein, when the Gated
CDS integrator operates under a correlated double sampling
integration mode, a first switch is closed and the chopped
20 signal is toggled between a second switch and a third switch
with non-overlapping intervals.
14. The apparatus of claim 13, wherein when the chop
signal is a logic 1, the third switch is closed and the second
switch is open, and an output of a transconductance ampli-
25 fier is equal to zero volts plus an offset voltage equal to an
input voltage.
15. A Gated CDS Integrator, comprising:
a modulator preceding a linear amplifier to reject any
offset or I/f noise present in a signal path between the
30 modulator and a correlated double sampling integrator;
wherein when a counter and correlated double sam-
pling integrator are reset, a first switch is closed and the
correlated double sampling integrator is configured to
demodulate a signal present at an output of the linear
35 amplifier.
16. The Gated CDS Integrator of claim 15, wherein the
linear amplifier is between the modular and a first capacitor.
